

CSVTUonline.com

Chapter 1

- 1 Realize the logic expression : **7**
$$Y = A \oplus B \oplus C \oplus D$$

Using Ex- OR gate only.
- 2 Solve the following : **7**
(i) Make a 4-input NAND gate using 2-input NAND gate
(ii) Consider the expression
$$Y = A \oplus B \oplus C$$

Show that $Y=1$ if an odd number of variable are 1 and that $Y=0$ if an even number of variables are 1.
- 3 For the logic expression : **7**
$$Y = A + B + AB$$

(i) Obtain the truth table
(ii) Name the operation performed
(iii) Realize the operation using AND, OR and NOT gate.
(iv) Realize the operation using only NAND gate.
- 4 Prove the following : **7**
(i) A positive logic AND operation is equivalent to a negative logic OR operation and vice versa
(ii) A positive logic NAND operation is equivalent to a negative logic NOR operation and vice versa,.

Chapter 2

- 1 Design a digital comparator circuit to compare two single bit numbers? **2**
- 2 Give the logic equation : **7**
$$Y = ABC + B \bar{C}D + \bar{A}BC$$

(i) Make a truth table **CSVTUonline.com**
(ii) Simplify using K-map
(iii) Realize Y using NAND gate only
- 3 Give the logic equation : **7**
$$f = AB + A \bar{C} + AD + A \bar{B}C + ABC$$

(i) Make a K-map for the function
(ii) Express f in standard SOP form.
(iii) Minimize it and realize the minimize expression using NAND gate only
- 4 Design a parity generator to generate an odd parity bit for a 4-bit word .use Ex-OR and EX-NOR gates. **7**

Chapter 3

- 1 Why decimal 6 is required to be added in BCD adder if the sum is not a valid BCD number? **2**
- 2 Design a 4-bit ADDER / SUMTRACTOR circuit with ADD/SUM control line. use IC 7483 adder for the implementation. **7**
- 3 Design a full adder using 8:1 multiplexer. **7**
- 4 Write short notes on the following : **7**
 - (i) Programmable logic array
 - (ii) programmable array logic
 - (iii) Magnitude comparator.

Chapter 4

- 1 What is meant by transparent latch? **2**
- 2 Design the following ripple counters using flip-flops : **7**
 - (i) Divide - by - 5
 - (ii) Divide - by- 7
- 3 Draw the state diagram of a modulo -4 UP/DOWN counter. Design its circuit using J-K flip-flops **7**
- 4 Draw and explain bi-directional shift register in details. **7**

Chapter 5

- 1 Differentiate between saturated and non-saturated logic. **2**
- 2 Define the followings : **7**
 - (i) Propagation delay time
 - (ii) Figure of merit
 - (iii) Fan out and fan in
 - (iv) Noise margin
 - (v) Wired logic
 - (vi) Passive pull up
 - (vii) Active pull up
- 3 Explain the operation of CMOS NOR gate in detail, also explain what happens in a CMOS gate if its output accidentally shorts to ground ? **7**
- 4 Explain the followings : **7**
 - (i) Why fan-out of ECL gates is higher ?
 - (ii) Why TTL is preferred over DTL ?
 - (iii) Why MOS logic is mainly used for LSI and VLSI applications ?