

322352(28)

CSVTUonline.com

E. (Third Semester) Examination, Nov.-Dec., 2015

(New Scheme)

(CSE Engg. Branch)

BASIC ELECTRONICS

Time Allowed : Three hours

CSVTUonline.com

Maximum Marks : 80

Minimum Pass Marks : 28

Note : Part (a) of each unit is compulsory. Attempt any two questions from part (a), (b), (c) and (d) of each unit.

CSVTUonline.com

Unit-I

1. (a) What is continuity equation? 2

322352(28)

PTO

1 2 1

- (b) Define the term Transition capacitance of reverse biased diode and prove that:

$$C_T = \frac{C_0}{W}$$

- (c) Explain the effect of temperature on V-I characteristics of a Diode. 5

- (d) Define a graded semiconductor and explain why an electric field must exist in a graded semiconductor. Prove that for an open circuited step graded P-n Junction,

$$V_0 = V_T T_s \frac{N_p N_n}{N^2}$$

Unit-II

CSVTUonline.com

2. (a) Explain the necessity of bleeder resistor. 2

- (b) With neat circuit diagram explain the working of Bridge wave rectifier. 1

- (c) Explain the Zener-diode as a voltage regulator for the ckt shown in fig. a. 1

- (i) Determine the range of R_i and I_z that will result in I_{ao} being maintained at 10 V.
- (ii) Determine the maximum wattage rating of the diode
- (iii) If Zener maximum wattage is increased to 380 MW what is the new value of I_c min.

7




fig. a

- (d) A full wave rectifier circuit is fed from a Transformer with a centre tap secondary winding. The rms voltage from either end of secondary to centre tap is 30 V. If the diode forward resistance is 2Ω and that of half secondary is 8Ω for a load of $1\text{ k}\Omega$. Calculate :

- (i) Power delivered to load
 (ii) Percentage regulation at full load
 (iii) Efficiency of Rectification
 (iv) TLF of secondary

[CSVTUonline.com](http://www.csvtuoonline.com)

Unit-III

3. (a) Draw the symbol of NPN and PNP transistors. What is the significance of the arrow in this symbol?
- (b) Draw input and output characteristics of transistor in common base configuration.
- (c) Explain 'Early Effect' and its 3 consequences.
- (d) Write the Ebers-Moll equation. Sketch the circuit model which satisfies the equation and explain in brief.

2

7

7

7

Unit-IV

4. (a) Define stability factors.
 (b) Explain voltage divider biasing technique and derive expression for S , S' and S'' .


- (c) What do you understand by bias compensation?
Explain diode compensation Technique.

7

- (d) For the circuit shown in figure calculate I_h , V_c
and I_{ce} .

7

CSVTUonline.com



Unit-V

5. (a) Define Transconductance of FET. 2

- (b) Two MOSFET's having drain resistance r_d_1 and r_d_2
and amplification factors of μ_1 and μ_2 respectively

are connected in parallel show that

$$(i) \frac{1}{r_d} = \frac{1}{r_d_1} + \frac{1}{r_d_2}$$

$$(ii) \mu = \frac{\mu_1 r_d_1 + \mu_2 r_d_2}{r_d_1 + r_d_2}$$

7

- (c) Draw the diagram of Enhancement type of MOSFET.

Explain its construction and working

7

CSVTUonline.com

- (d) Prove that the transconductance g_m of a JFET is
given by

$$g_m = \frac{2}{|V_p|} \sqrt{I_{DS} I_{DSS}}$$

where V_p = Pinch off voltage

I_{DS} = Drain current

I_{DSS} = Maximum I_{DS} corresponding to

$V_{GS} = 0$ V

171

- (ii) A certain JFET has $I_{DSS} = 12 \text{ mA}$ and Pinch off voltage $V_P = -6 \text{ Volts}$. Calculate the value of transconductance for $V_{GS} = +1\text{V}$ 7

CSVTUonline.com